MAPPING OF RANDOM DEFECTS IN A MEMORY DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14505343

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory device includes a memory array with random defective memory cells. The memory array is organized into rows and columns with a row and column identifying a memory location of a memory cell of the memory array. The memory device includes a row address device and a column address device and is operative to use a grouping of either the row or the column addresses to manage the random defective memory cells by mapping the memory location of a defective memory cell to an alternate memory location.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVALANCHE TECHNOLOGY INC46600 LANDING PARKWAY FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Abedifard, Ebrahim San Jose, US 138 1677
Nemazie, Siamack Los Altos Hills, US 119 3112

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation