MEMORY ASSEMBLY WITH PROCESSOR MATCHING PIN-OUT

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20150016045A1
SERIAL NO

13940036

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory device includes one or more memory semiconductor chips housed in a surface-mount semiconductor package and formed on a package substrate. The package substrate includes a two-dimensional array of package leads for connecting signals of the one or more memory semiconductor chips to an external system. The memory assembly has a package pin-out being a mirror image of a memory interface pin-out of a processor. In other embodiments, a circuit module includes a printed circuit board, a processor mounted on a first side of the printed circuit board and a memory assembly mounted on a second, opposite side of the printed circuit board. The memory assembly has a memory assembly pin-out that is a mirror image of the memory interface pin-out of the processor and the memory assembly is positioned in direct alignment with the memory interface pin-out of the processor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEGRATED SILICON SOLUTION INC1623 BUCKEYE DR MILPITAS CA 95035

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Zastrow, Lyn R Coppell, US 6 81

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation