Redeposition Control in MRAM Fabrication Process

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

14501553

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Methods and structures are described to reduce metallic redeposition material in the memory cells, such as MTJ cells, during pillar etching. One embodiment forms metal studs on top of the landing pads in a dielectric layer that otherwise covers the exposed metal surfaces on the wafer. Another embodiment patterns the MTJ and bottom electrode separately. The bottom electrode mask then covers metal under the bottom electrode. Another embodiment divides the pillar etching process into two phases. The first phase etches down to the lower magnetic layer, then the sidewalls of the barrier layer are covered with a dielectric material which is then vertically etched. The second phase of the etching then patterns the remaining layers. Another embodiment uses a hard mask above the top electrode to etch the MTJ pillar until near the end point of the bottom electrode, deposits a dielectric, then vertically etches the remaining bottom electrode.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVALANCHE TECHNOLOGY INC46600 LANDING PARKWAY FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Abedifard, Ebrahim San Jose, US 138 1677
Huai, Yiming Pleasanton, US 209 16046
Jung, Dong Ha Pleasanton, US 65 1111
Keshtbod, Parviz Los Altos Hills, US 107 3104
Satoh, Kimihiro Fremont, US 71 1932
Zhang, Jing Los Altos, US 966 8974

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation