CHIP ARRANGEMENTS, CHIP PACKAGES, AND A METHOD FOR MANUFACTURING A CHIP ARRANGEMENT

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

13832200

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A chip arrangement may include a semiconductor chip; an encapsulation layer at least partially encapsulating the semiconductor chip, the encapsulation layer having a receiving region configured to receive an electronic device, the receiving region comprising a cavity; and an electronic device disposed in the receiving region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Meyer, Thorsten Regensburg, DE 309 5595
Wolter, Andreas Regensburg, DE 91 1113

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation