Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
NOF CORPORATION	20-3 EBISU 4-CHOME SHIBUYA-KU TOKYO 1506019

International Classification(s)

• A61K:PREPARATIONS FOR MEDICAL, DENTAL, OR TOILET PURPOS....

• 2012 Application Filing Year
• A61K Class
• 11964 Applications Filed
• 9694 Patents Issued To-Date
• 81.03 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Iizuka, Muneaki	Kawasaki-shi, JP	5	7
# of filed Patents : 5 Total Citations : 7
Tezuka, Yoji	Kawasaki-shi, JP	6	13
# of filed Patents : 6 Total Citations : 13

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 2 Citation Count
• A61K Class

• 21.20 % this patent is cited more than
• 11 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date
11.5 Year Payment	$7400.00	$3700.00	$1850.00	Nov 22, 2025

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge - 11.5 year - Late payment within 6 months	$160.00	$80.00	$40.00
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2015/0333,777

REDUNDANT INFORMATION COMPRESSION METHOD, AND SEMICONDUCTOR DEVICE

---

Abstract

---

A redundancy information compression method is configured to compress redundancy information among a plurality of macros for which redundancy processing is performed. The redundancy information compression method includes setting faulty bit position information, included in the redundancy information, for a macro of the plurality of macros including a faulty bit, the faulty bit position information indicating a position of the faulty bit included in the macro; and organizing macro numbers, included in the redundancy information, of macros of the plurality of macros having the same faulty bit position information as the set faulty bit position information together.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.