CLOSED LOOP END-TO-END QOS ON-CHIP ARCHITECTURE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20140112149A1
SERIAL NO

14059252

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus includes an output configured to output data to a communication path of an interconnect for routing to a target and a rate controller configured to control a rate of the output data. The rate controller is configured to control the rate in response to feedback information from the target.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS (GRENOBLE 2) SASGRENOBLE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Graciannette, Nicolas St-Nizier du Moucherotte, FR 3 44
Mangano, Daniele San Gregorio di Catania, IT 68 445
Urzi, Ignazio Antonino Voreppe, FR 21 192

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation