METHOD AND SYSTEM FOR TESTING MATRICES AND METHOD FOR CONTROLLING VOLTAGE CLOCKS
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Mar 20, 2014
app pub date -
Jan 22, 2013
filing date -
Sep 14, 2012
priority date (Note) -
Abandoned
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
The present invention discloses method and system for testing matrices and method for controlling voltage clocks, comprising the steps of: providing a matrix circuit comprising a plurality of first end points and a plurality of second end points, wherein there is a path having a switch thereon between each of the first end points and a corresponding one of the second end points; supplying pulse voltages to the first end points or the second end points in accordance with a time sequence, wherein each of the pulse voltages has a given time width and there is no temporal overlap between the pulse voltages; and determining whether or not each of the switches functions properly through simultaneous depressing of more than one of the switches and on the basis of the amounts of time for which respective pulse voltages function at the first end points or the second end points.
First Claim
all claims..Other Claims data not available
Family
Country | kind | publication No. | Filing Date | Type | Sub-Type |
---|---|---|---|---|---|
TW | A | TW201412027 | Sep 14, 2012 | Patent | Application |
Type : Patent Sub-Type : Application | |||||
LAID OPEN APPLICATION FOR PATENT OR PATENT OF ADDITION | Matrix testing method and system and voltage clock control method | Mar 16, 2014 | |||
CN | A | CN103678079 | Nov 28, 2012 | Patent | Application |
Type : Patent Sub-Type : Application | |||||
UNEXAMINED APPLICATION FOR A PATENT FOR INV. | Matrix test method, system and voltage clock control method | Mar 26, 2014 |
- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
CHICONY ELECTRONICS CO LTD | NO 69 SEC 2 GUANGFU RD SANCHONG DIST NEW TAIPEI CITY 241 |
International Classification(s)

- 2013 Application Filing Year
- G01R Class
- 4386 Applications Filed
- 3938 Patents Issued To-Date
- 89.79 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Tseng, Chin-Cheng | New Taipei, TW | 1 | 1 |
# of filed Patents : 1 Total Citations : 1 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 1 Citation Count
- G01R Class
- 7.29 % this patent is cited more than
- 11 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|---|---|---|---|
11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Sep 20, 2025 |
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
