Semiconductor Method of Device of Forming a Fan-Out PoP Device with PWB Vertical Interconnect Units

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

13477982

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor device has a carrier with a die attach area. A semiconductor die is mounted to the die attach area with a back surface opposite the carrier. A modular interconnect unit is mounted over the carrier and around or in a peripheral region around the semiconductor die such that the modular interconnect unit is offset from the back surface of the semiconductor die. An encapsulant is deposited over the carrier, semiconductor die, and modular interconnect unit. A first portion of the encapsulant is removed to expose the semiconductor die and a second portion is removed to expose the modular interconnect unit. The carrier is removed. An interconnect structure is formed over the semiconductor die and modular interconnect unit. The modular interconnect unit includes a vertical interconnect structures or bumps through the semiconductor device. The modular interconnect unit forms part of an interlocking pattern around the semiconductor die.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC PTE LTD5 YISHUN STREET 23 SINGAPORE 768442

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Kang Singapore, SG 184 4291
Gu, Yu Singapore, SG 260 1990
Lin, Yaojian Singapore, SG 337 10584
Marimuthu, Pandi Chelvam Singapore, SG 45 1974

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation