Methods and Apparatus for LDMOS Transistors

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130234249A1
SERIAL NO

13869674

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An LDMOS transistor includes a gate including a conductive material over an insulator material, a source including a first impurity region and a second impurity region, a third impurity region, and a drain including a fourth impurity region and a fifth impurity region. The first impurity region is of a first type, and the second impurity region is of an opposite second type. The third impurity region extends from the source region under the gate and is of the first type. The fourth impurity region is of the second type, the fifth impurity region is of the second type, and the fourth impurity region impinges the third impurity region.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VOLTERRA SEMICONDUCTOR CORPORATION47467 FREMONT BOULEVARD FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lu, Yang Fremont, US 395 2607
You, Budong Fremont, US 51 969
Zuniga, Marco A Palo Alto, US 83 1809

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation