MANUFACTURING OF SCALABLE GATE LENGTH HIGH ELECTRON MOBILITY TRANSISTORS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130189817A1
SERIAL NO

13813383

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process of manufacturing a high electron mobility transistor, comprising: providing an epitaxial substrate comprising a semi-insulating substrate, a buffer layer and a barrier layer sequentially stacked; forming a first and second current conducting electrodes formed on, and in ohmic contact with, the barrier layer; and forming a control gate on, and in Schottky contact with, the barrier layer, between the first and second current conducting electrodes. The control gate is formed on the barrier layer by initially forming a lower portion of the control gate, then performing a thermal stabilization and annealing treatment to remove the damage to the crystal lattice of the surface of the semiconductor introduced by the preceding process steps and stabilize the metal-semiconductor interface of the Schottky junction, and finally forming an upper portion of the control gate on, and in electric contact with, the lower portion of the control gate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SELEX ES S P A00195 ROMA (RM)

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Peroni, Marco Rome, IT 5 67
Romanini, Paolo Rome, IT 2 9

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation