Importance

Loading Importance Indicators...

Abstract

A ΣΔ analog-to-digital converter is disclosed. In a sampling phase, first and second input signals of an analog differential input signal pair are sampled on respective first and second sampling capacitors and first and second reference signals are sampled on respective third and fourth sampling capacitors. During a subsequent sample/integration phase, the first and second input signals are sampled on the respective second and first sampling capacitors and the first and second reference signals are sampled on the respective fourth and third sampling capacitors. In addition, charges present on the sampling capacitors are transferred to a pair of integrating capacitors that form part of a differential integrator. A quantizer circuit responsive to the integrator output provides the digital output of the converter. Thus, correlated double sampling is carried out, with dynamic element matching of the sampling capacitor being a further option.

First Claim