SEMICONDUCTOR PACKAGE WITH INTERPOSER BLOCK THEREIN

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120286419A1
SERIAL NO

13457165

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor package substrate is provided. The package substrate includes a mold base and an interposer block embedded in the mold base, said interposer block having a plurality of vertical conductive lines therein. A metallization layer is formed on the surface of the interposer block or the mold base, said metallization layer being electrically connected to at least one of the vertical conductive lines. A semiconductor chip may be mounted on or embedded in the mold base.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEPES CORPORATION654-2 GAK-RI OCHANG-MYUN CHEONGWON-GUN CHUNGBUK 363-883

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jung, Gi Jo Chungcheongbuk-do, KR 8 166
Kwon, Yong Tae Suwon-si, KR 36 151

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation