Through-hole-vias in multi-layer printed circuit boards

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8658911
APP PUB NO 20120200346A1
SERIAL NO

13448787

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Example multi-layer printed circuit boards (‘PCBs’) are described as well as methods of making and using such PCBs that include layers of laminate; at least one via hole traversing the layers of laminate, and a via conductor contained within the via hole, the via conductor comprising a used portion and an unused portion, the via conductor comprising copper coated with a metal having a conductivity lower than the conductivity of copper.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LENOVO INTERNATIONAL LIMITED23/F LINCOLN HOUSE TAIKOO PLACE 979 KING'S ROAD QUARRY BAY

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cases, Moises Austin, US 88 1050
Kim, Tae Hong Round Rock, US 111 432
Mandrekar, Rohan U Austin, US 26 98
Sherali, Nusrat I Austin, US 4 27

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
11.5 Year Payment $7400.00 $3700.00 $1850.00 Aug 25, 2025
Fee Large entity fee small entity fee micro entity fee
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00