FAST QUANTIZER APPARATUS AND METHOD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120127005A1
SERIAL NO

13298352

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An apparatus and method for a fast quantizer comparator comprising three stages: a preamplifier stage, a regeneration latch stage, and a data latch stage. Time delay is reduced by changing the initial voltages of the regeneration latch outputs. The current source is provided at the tail of the comparator, enabling time delay optimization. When the PMOS equalization switch turns off, it makes the clock signal feedthrough and provides charge injection into the outputs. Because of these charges, the time delay of the comparator is variable. Only a very low current sets the output voltages because the resetting time is longer than the comparison time.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ASAHI KASEI MICRODEVICES CORPORATION1-1-2 YURAKUCHO CHIYODA-KU TOKYO 100-0006

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chae, Jeongseok Goyan-city, KR 6 19
Temes, Gabor C Corvallis, US 13 330

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation