Method for Control of Solder Collapse in Stacked Microelectronic Structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20120069528A1
SERIAL NO

13209933

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A process and product made from the process is disclosed to minimize solder collapse during solder reflow.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
PFG IP LLC150 PACIFIC AVENUE SAN FRANCISCO CA 94111

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bindrup, Randy Trabucco Canyon, US 9 56
Boyd, W Eric La Mesa, US 28 755
Yamaguchi, James Laguna Niguel, US 16 153

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation