OPTIMAL MOSFET DRIVER CIRCUIT FOR REDUCING ELECTROMAGNETIC INTERFERENCE AND NOISE
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Nov 10, 2011
app pub date -
May 3, 2011
filing date -
May 4, 2010
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A system and method of controlling the primary switching FET turn-on and turn-off profiles in a switching power converter suppresses voltage and current spikes, reduces power consumption, and reduces system switching time. A combination of fast and slow shunt circuits is used to control current flow through the primary switching FET. The FET switching rate is slowed during the period of maximum current change to limit the magnitude of switching spikes and is allowed to proceed rapidly at other times to reduce switching time and power consumption.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully