Family

Loading Family data...

• 15 United States
• 10 France
• 8 Japan
• 7 China
• 5 Korea
• 2 Other

Patent Owner(s)

Patent Owner	Address
TERADYNE INC	600 RIVERPARK DRIVE NORTH READING MA 01864

International Classification(s)

• F17D:PIPE-LINE SYSTEMS; PIPE-LINES
• G11B:INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BET....

• 2011 Application Filing Year
• F17D Class
• 233 Applications Filed
• 102 Patents Issued To-Date
• 43.78 % Issued To-Date

Inventor(s)

Inventor Name	Address	# of filed Patents	Total Citations
Campbell, Philip	Bedford, US	21	285
# of filed Patents : 21 Total Citations : 285
Martino, Peter	Windham, US	4	59
# of filed Patents : 4 Total Citations : 59
Merrow, Brian S	Harvard, US	50	1981
# of filed Patents : 50 Total Citations : 1981
Truebenbach, Eric L	Sudbury, US	27	837
# of filed Patents : 27 Total Citations : 837

Cited Art Landscape

Load Citation

• No Cited Art to Display

Loading Cited Art Landscape...

Patent Citation Ranking

• 14 Citation Count
• F17D Class

• 52.63 % this patent is cited more than
• 14 Age

Forward Cite Landscape

Load Citation

• No Forward Cites to Display

Loading Forward Cite Landscape...

Maintenance Fees

Fee	Large entity fee	small entity fee	micro entity fee	due date

Fee	Large entity fee	small entity fee	micro entity fee
Surcharge after expiration - Late payment is unavoidable	$700.00	$350.00	$175.00
Surcharge after expiration - Late payment is unintentional	$1,640.00	$820.00	$410.00

Full Text

US Patent Application No: 2025/0087,281

MEMORY CIRCUIT, SYSTEM AND METHOD OF ORGANIZATION FOR RAPID RETRIEVAL OF DATA SETS

---

Abstract

---

A 3-dimensional array of NOR memory strings being organized by planes of NOR memory strings, in which (i) the storage transistors in the NOR memory strings situated in a first group of planes are configured to be programmed, erased, program-inhibited or read in parallel, and (ii) the storage transistors in NOR memory strings situated within a second group of planes are configured for storing resource management data relating to data stored in the storage transistors of the NOR memory strings situated within the first group of planes, wherein the storage transistors in NOR memory strings in the second group of planes are configured into sets.

---

 

---

Description

---

Claims

---

Claims data not available

---

Legal Events

• No Legal Status data available.