EPITAXIAL WAFER HAVING A HEAVILY DOPED SUBSTRATE AND PROCESS FOR THE PREPARATION THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

SERIAL NO

13165430

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This invention generally relates to a process for suppressing silicon self-interstitial diffusion near the substrate/epitaxial layer interface of an epitaxial silicon wafer having a heavily doped silicon substrate and a lightly doped silicon epitaxial layer. Interstitial diffusion into the epitaxial layer is suppressed by a silicon self-interstitial sink layer comprising dislocation loops.

First Claim

See full text

Other Claims data not available

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
MEMC ELECTRONIC MATERIALS INCST PETERS MO 63376

International Classification(s)

loading....
  • 2011 Application Filing Year
  • H01L Class
  • 19146 Applications Filed
  • 15997 Patents Issued To-Date
  • 83.56 % Issued To-Date
Click to zoom InYear of Issuance% of Matters IssuedCumulative IssuancesYearly Issuances20112012201320142015201620172018201920202021202220230255075100

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cho, Chanrae Austin, US 6 35
Falster, Robert J London, GB 88 1010
Lee, DongMyun Lake Saint Louis, US 5 34
Moiraghi, Luca Milano, IT 10 60
Ravani, Marco Novara, IT 7 80
Voronkov, Vladimir V Merano, IT 23 397

Cited Art Landscape

Load Citation

Patent Citation Ranking

  • 9 Citation Count
  • H01L Class
  • 3.01 % this patent is cited more than
  • 14 Age
Citation count rangeNumber of patents cited in rangeNumber of patents cited in various citation count ranges1702407123365539219115410570614515901 - 1011 - 2021 - 3031 - 4041 - 5051 - 6061 - 7071 - 8081 - 9091 - 100100 +0200400600800100012001400160018002000220024002600

Forward Cite Landscape

Load Citation