MEMORY UTILIZATION METHOD FOR LOW DENSITY PARITY CHECK CODE, LOW DENSITY PARITY CHECK CODE DECODING METHOD AND DECODING APPARATUS THEREOF
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jul 21, 2011
app pub date -
Apr 28, 2010
filing date -
Jan 20, 2010
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A memory utilization method of low density parity check code (LDPC), a LDPC decoding method and a decoding apparatus thereof are provided, applicable for a decoding process in a wireless receiver. The memory utilization method of LDPC includes the following steps. First, variable node processes (VNPs) or check node processes (CNPs) required to be executed at a same time stage are determined. Next, the VNPs or the CNPs executed at the same time stage are allocated in different VNP groups or different CNP groups. Further, a folding factor of memory units is determined according to a desired data throughput. Then, according to the folding factor and the allocated VNP groups or the allocated CNP groups, the memory units are connected serially as a plurality of parallel processing memory modules.
First Claim
Family
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully