METHOD OF VERTICALLY MOUNTING AN INTEGRATED CIRCUIT

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110147867A1
SERIAL NO

12645749

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of mounting a first integrated circuit (102, 500, 704) on one of a circuit board (300, 700) or a second integrated circuit (706), the first integrated circuit (102, 500, 704) formed over a substrate (104) and having a surface (119) opposed to the substrate (104) and a side (122, 530, 930) substantially orthogonal to the surface (119), and including a conductive element (116, 117, 118, 522, 524, 526, 528, 528', 528'') coupled to circuitry (102, 500, 704) and formed within a dielectric material (120, 518), the one of the circuit board (300, 700) or the second integrated circuit (706) including a contact point (304, 306, 314), the method including singulating (1104) the first integrated circuit (102, 500, 704) to expose the conductive element (116, 117, 118, 522, 524, 526, 528, 528', 528'') on the side (222, 630, 1030), and mounting (1108) the first integrated circuit (102, 500, 704) on the one of a circuit board (300, 700) or a second integrated circuit (706) by aligning the conductive element (116, 117, 118, 522, 524, 526, 528, 528', 528'') exposed on the side (222, 630, 1030) to make electrical contact with the contact point (304, 306, 314).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EVERSPIN TECHNOLOGIES INC5670 W CHANDLER BLVD SUITE 100 CHANDLER AS 85226

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Mather, Phillip Maricopa, US 36 476
Slaughter, Jon Tempe, US 83 1393

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation