THIN FILM TRANSISTOR AND MANUFACTURING METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110121308A1
SERIAL NO

13055041

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Provided are a thin film transistor including a polycrystalline silicon layer having improved crystallinity by applying Joule heat to form stress gradient in a glass substrate that is disposed under an amorphous silicon layer from a surface to a predetermined depth of the glass substrate, thereby crystallizing the amorphous silicon layer into a polycrystalline silicon layer, and a method of fabricating the same. The film transistor includes a glass substrate having stress gradient from an upper surface to a predetermined depth, a semiconductor layer disposed on the glass substrate, and formed of a polycrystalline silicon layer crystallized by Joule heating, a gate insulating layer disposed on the semiconductor layer, a gate electrode disposed on the gate insulating layer, an interlayer insulating layer disposed on the gate electrode, and source and drain electrodes disposed on the interlayer insulating layer, and electrically connected to source and drain regions of the semiconductor layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ENSILTECH CORPORATION914-915 IT CASTLE 1-DONG 550-1 GASAN-DONG GEUMCHEON-GU SEOUL

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hong, Won-Eui Seoul, KR 27 152
Ro, Jae-Sang Seoul, KR 28 162

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation