PARALLEL PROCESSING ARCHITECTURE OF FLASH MEMORY AND METHOD THEREOF

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20110016261A1
SERIAL NO

12554197

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A parallel processing architecture of flash memory and method thereof are described. A processing unit classifies a plurality of commands to generate a first command group and a second command group respectively. The processing unit executes the first command group and the second command group. A first control unit performs the first command group to access the data stored in the first memory unit, and a second control unit simultaneously performs the second command group to access the data stored in the second memory unit for processing the data stored in the first and the second memory units in parallel.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GENESYS LOGIC INC12F NO 205 SEC 3 BEISHIN RD SHINDIAN CITY TAIPEI

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hwang, Wei-kan Taipei City, TW 6 12
Lin, Jin-min Taipei City, TW 12 64

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation