SEMICONDUCTOR MEMORY DEVICE

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100293352A1
SERIAL NO

12863831

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The semiconductor memory device proposed in the present invention comprises the buffer control circuit which, when writing the data, controls the data input buffer so that the data from the same timing as the clock when the writing command is input is written in the activated memory bank, and which, when reading the data, controls the data output buffer so that the data with the read latency of more than 3 clock cycles after when the reading command is input is read from the activated memory bank.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LIQUID DESIGN SYSTEMS INC2-3-4 SHINYOKOHAMA KOHOKU-KU YOKOHAMA-CITY KANAGAWA 222-0033

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nakaoka, Yuji , Kanagawa, JP 32 230

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation