INSULATED WELL WITH A LOW STRAY CAPACITANCE FOR ELECTRONIC COMPONENTS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100187650A1
SERIAL NO

12690717

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A structure including at least one electronic component formed in a semiconductor stack comprising a heavily-doped buried silicon layer of a first conductivity type extending on a lightly-doped silicon substrate of a second conductivity type and a vertical insulating trench surrounding the component. The trench penetrates, into the silicon substrate, under the silicon layer, down to a depth greater than the thickness of the space charge region in the silicon substrate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STMICROELECTRONICS (TOURS) SAS10 RUE THALES DE MILET TOURS 37100

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bruno, Erwan Ballan-Mire, FR 2 0
Morillon, Benjamin Tours, FR 5 8
Poveda, Patrick Villedomer, FR 16 78

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation