RANDOM GENERATION OF PLD CONFIGURATIONS TO COMPENSATE FOR DELAY VARIABILITY

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100180246A1
SERIAL NO

12526927

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of generating a user circuit implementation for programming a PLD comprising generating a set of user circuit implementation configuration candidates, measuring one or more characteristics of the PLD in a measurement phase and selecting a user circuit implementation from the set of candidates based on a measured characteristic.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
IMPERIAL COLLEGE INNOVATIONS LTDLEVEL 1 FACULTY BUILDING C/O IMPERIAL COLLEGE EXHIBITION ROAD LONDON SW7 2AZ SW7 2AZ

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheung, Peter Ying Kay London, GB 3 87
Sedcole, Nicholas Peter London, GB 2 8

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation