NANOSTRUCTURES FOR DISLOCATION BLOCKING IN GROUP II-VI SEMICONDUCTOR DEVICES

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100140735A1
SERIAL NO

12331892

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A compound semiconductor workpiece with reduced defects and greater strength that uses Group II-VI semiconductor nanoislands on a substrate. Additional layers of Group II-VI semiconductor are grown on the nanoislands using MBE until the newly formed layers coalesce to form a uniform layer of a desired thickness. In an alternate embodiment, nanoholes are patterned into a silicon nitride layer to expose an elemental silicon surface of a substrate. Group II-VI semiconductor material is grown in the holes until the layers fill the holes and coalesce to form a uniform layer of a desired thickness. Suitable materials for the substrate include silicon and silicon on insulator materials and cadmium telluride may be used as the Group II-VI semiconductor.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EPIR TECHNOLOGIES INC590 TERRITORIAL DRIVE UNIT B BOLINGBROOK IL 60440

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
BOMMENA, Ramana Aurora, US 1 18
CARMODY, Michael Western Springs, US 20 508
Sivananthan, Sivalingam Naperville, US 18 238

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation