Flash memory system and operation method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100064095A1
SERIAL NO

12382447

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention discloses a flash memory system comprising: a cache memory, a cache memory interface, a host interface, a flash memory interface, and a microprocessor The cache memory interface contains an arbitrator for performing data bus bandwidth time sharing process to access the cache memory The host interface is used for receiving data from a host system, and storing the data into the cache memory to form ready data The flash memory interface reads the ready data from the cache memory and stores it into at least one flash memory The microprocessor is used for controlling the host interface and the flash memory interface to access the cache memory Hence, the present invention can achieve the purpose of enhancing the access efficiency and increasing the life of the flash memory

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
A-DATA TECHNOLOGY CO LTD18F 258 LIAN CHENG RD CHUNG HO CITY TAIPEI R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Ming-Dar Hsinchu City, TW 25 551
Lin, Chuan-Sheng Jhubei City, TW 30 300

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation