METHOD OF CONSTRUCTING CMOS DEVICE TUBS

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20100009507A1
SERIAL NO

12170712

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention provides a method of fabricating an integrated circuit comprising at least one bipolar transistor and at least one field effect transistor. The method includes implanting a dopant species of a first type in a semiconductor layer that is doped with a dopant of a second type opposite the first type to form at least one sinker that contacts at least one collector of said at least one bipolar transistor. The method also includes applying heat to cause the dopant species to diffuse outwards to form at least one doped extension of said at least one sinker and forming said at least one field effect transistor in the doped extension.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ZARLINK SEMICONDUCTOR (US) INC4509 FREIDRICH LANE NO 2 AUSTIN TX 78744

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Krutsick, Thomas J Fleetwood, US 21 136

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation