Method for manufacturing semiconductor device including metal gate electrode and semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20090321842A1
SERIAL NO

12457898

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A first metal film mainly including Ta is formed on a gate insulating film in a region excluding an n MOS transistor formation region and then a polysilicon film is formed to cover the gate insulating film and the first metal film. A first dummy electrode is formed by selectively removing the gate insulating film and the polysilicon film by etching, and a second dummy gate is formed by selectively removing the gate insulating film, the first metal film and the polysilicon film. An insulating layer is formed to embed the dummy gate electrodes and to expose an upper surface of the dummy gate electrodes. The polysilicon film of the dummy gate electrodes is removed to form recesses in the insulating layer, then a second metal film is formed within the recesses and on the insulating layer, and the second metal film is selectively polished.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NEC ELECTRONICS CORPORATIONKAWASAKI KANAGAWA 211-8668

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsubara, Yoshihisa Kanagawa, JP 88 606

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation