NON-VOLATILE MEMORY BITCELL
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Oct 29, 2009
app pub date -
Sep 13, 2007
filing date -
Sep 13, 2006
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A non-volatile memory bitcell which comprises a first bistable cantilever module and a second bistable cantilever modules. The bistable cantilever modules have a shared output terminal and each has an input terminal and two actuating terminals. The first and second cantilever modules are arranged such that their states are complementary. The memory bitcell further includes buffering means arranged to prevent the flow of current from the shared output terminal and further arranged to indicate the states of the first and second cantilever modules.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully