METHODS OF FORMING A SHALLOW BASE REGION OF A BIPOLAR TRANSISTOR

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20090250785A1
SERIAL NO

12061231

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The disclosed subject matter provides a method of forming a bipolar transistor. The method includes depositing a first insulating layer over a first layer of material that is doped with a dopant of a first type. The first layer is formed over a substrate. The method also includes modifying a thickness of the first oxide layer based on a target dopant profile and implanting a dopant of the first type in the first layer. The dopant is implanted at an energy selected based on the modified thickness of the first insulating layer and the target dopant profile.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ZARLINK SEMICONDUCTOR (U S ) INC10815 RANCHO BERNARDO ROAD SUITE 210 SAN DIEGO CA 92127

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Krutsick, Thomas Joseph Fleetwood , US 6 21
Speyer, Christopher J Spicewood , US 3 6

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation