IC PACKAGE HAVING REDUCED THICKNESS
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Sep 24, 2009
app pub date -
Nov 4, 2008
filing date -
Mar 18, 2008
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
An IC package having reduced thickness includes a lead frame, a chip, and a plurality of bonding wires. The lead frame includes a front side, a rear side, a plurality of pins located on the front side, and a hollow portion formed on the lead frame. The chip is larger than the rear side of the lead frame. The chip includes a plurality of electrodes and is adhered to the rear side of the lead frame. The electrodes correspond to the hollow portion. The bonding wires pass through the hollow portion to be connected with the pins and the electrodes. Accordingly, the IC package can effectively take good use of the space below the lead frame, reducing the height of the bonding wires and saving the packaging space above the lead frame, and reduce the thickness of the IC package without addition of the cost and equipment.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully