METHOD FOR CLAMPING A SEMICONDUCTOR REGION AT OR NEAR GROUND
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
May 14, 2009
app pub date -
Feb 19, 2008
filing date -
Mar 29, 2007
priority date (Note) -
Abandoned
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance

US Family Size
|
Non-US Coverage
|
Abstract
A clamping circuit clamps a voltage received by an n-type semiconductor region without using a Schottky transistor. The clamping circuit includes a current mirror as well as first and second bipolar transistors. The current mirror receives a first current and supplies a second current in response. The first current is received by the first bipolar transistor, and the second current is received by the second bipolar transistor. The difference between the base-emitter junction voltages of the first and second bipolar transistors, in part, defines the voltage at which the n-type region is clamped. To start-up the circuit properly, current is withdrawn from the base/gate terminals of the transistors disposed in the current mirror. The circuit optionally includes a pair of cross-coupled transistors to reduce the output impedance and improve the power supply rejection ratio.
First Claim
all claims..Other Claims data not available
Family

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANY | BAY F1 RAHEEN INDUSTRIAL ESTATE CO LIMERICK LIMERICK |
International Classification(s)

- 2008 Application Filing Year
- H03K Class
- 1917 Applications Filed
- 1089 Patents Issued To-Date
- 56.81 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Dobkin, Robert C | Monte Sereno, US | 56 | 1312 |
# of filed Patents : 56 Total Citations : 1312 | |||
Rankin, Samuel Patrick | Phoenix, US | 2 | 6 |
# of filed Patents : 2 Total Citations : 6 |
Cited Art Landscape
- No Cited Art to Display

Patent Citation Ranking
- 1 Citation Count
- H03K Class
- 3.17 % this patent is cited more than
- 16 Age
Forward Cite Landscape
- No Forward Cites to Display

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text

Legal Events
- No Legal Status data available.

Matter Detail

Renewals Detail
