MANUFACTURE METHOD OF BUILDUP CIRCUIT BOARD

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20090092749A1
SERIAL NO

12233372

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A manufacturing method of a buildup circuit board includes forming a wiring layer on an organic polymer insulating layer by copper electroplating and building up other organic polymer insulating layer on the wiring layer, wherein in a final step of the copper electroplating, a surface of the wiring layer is roughened by copper electroplating and the organic polymer insulating layer is formed directly on the roughened surface of the wiring layer. According to the invention, a specific etching step that is essential for enhancing adhesion between the organic polymer insulating layer and the wiring layer can be omitted and no expensive etching apparatus is necessary, thus being good in economy. In addition, if various types of copper sulfate plating baths containing different types of additives used for via fill plating are used as they are, irregularities on the surface can be made in various forms and roughnesses. Thus, it is unnecessary to select a specific type of etching solution depending on film characteristics ascribed to types of additives. Moreover, it is easy to form surface irregularities in conformity with the type of material and physical properties of the organic polymer insulating layer being built up.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
C UYEMURA & CO LTD2-6 DOSHO-MACHI 3-CHOME CHUO-KU OSAKA-SHI OSAKA 541-0045

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
HOTTA, Teruyuki Hirakata-shi , JP 41 546
ISONO, Toshihisa Hirakata-shi , JP 11 95
KAWASE, Tomohiro Hirakata-shi , JP 89 1012
OMURA, Naoyuki Hirakata-shi , JP 14 100
TACHIBANA, Shinji Hirakata-shi , JP 24 153

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation