Method and system of reducing power consumption of system on chip based on analog-to-digital control circuitry
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Mar 19, 2009
app pub date -
Sep 14, 2007
filing date -
Sep 14, 2007
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Methods and system of reducing power consumption of system on chip based on analog-to-digital control circuitry are disclosed. In one embodiment, a method includes converting an analog signal of external device coupled to the system on chip to a digital signal using an analog-to-digital converter (ADC) of the system on chip with a processor of the system on chip in a sleep mode or power down mode. The method further includes waking up the processor of the system on ship to perform an exception event based on a comparison of the digital signal with a threshold value associated with the external device.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully