Method for manufacturing high flatness silicon wafer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20080206992A1
SERIAL NO

12005665

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention relates to a method for manufacturing a high flatness silicon wafer comprising (S21) slicing a silicon single crystal ingot to produce a wafer; (S22) chamfering an edge of the wafer sliced from the ingot; (S23) lapping the edge-chamfered wafer; (S24) etching the lapped wafer; (S25) grinding the etched wafer; (S26) slight-etching the ground wafer using an alkali aqueous solution to remove a surface degraded layer generated on the ground wafer; (S27) polishing one or two surfaces of the slight-etched wafer; and (S28) cleaning the polished wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SILTRON INCGYEONGBUK SOUTH KOREA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Nam, Byung-Wook Buk-gu, KR 1 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation