METHOD TO REGULATE PROPAGATION DELAY OF CAPACITIVELY COUPLED PARALLEL LINES
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Aug 28, 2008
app pub date -
Feb 27, 2007
filing date -
Feb 27, 2007
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
Capacitive coupling between adjacent parallel lines in an integrated circuit is made more uniform and allows for better timing control of the lines through the use of inverters placed on one or both of the adjacent interconnect lines. By staggering the placement of inverters along adjacent lines, constructive and destructive coupling terms between the lines are balanced out. The propagation delay through the inverter is made less than the propagation delay through one half of the line length of the corresponding line.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully