Threaded Rod Cutter
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Jan 3, 2008
app pub date -
Jun 29, 2006
filing date -
Jun 29, 2006
priority date (Note) -
Abandoned
status (Latency Note)
![]() |
A preliminary load of PAIR data current through [] has been loaded. Any more recent PAIR data will be loaded within twenty-four hours. |
PAIR data current through []
A preliminary load of cached data will be loaded soon.
Any more recent PAIR data will be loaded within twenty-four hours.
![]() |
Next PAIR Update Scheduled on [ ] |

Importance
Loading Importance Indicators...

Calculated Rating
US Family Size
|
Non-US Coverage
|
Abstract
A rod cutter having multiple sets of cutting dies for cutting threaded rods of varying sizes is described.
First Claim
all claims..Other Claims data not available
Family
Loading Family data...

- 15 United States
- 10 France
- 8 Japan
- 7 China
- 5 Korea
- 2 Other
Patent Owner(s)
Patent Owner | Address | |
---|---|---|
TOHO KOKI CO LTD | NARA 639-1042 |
International Classification(s)

- 2006 Application Filing Year
- B26D Class
- 305 Applications Filed
- 104 Patents Issued To-Date
- 34.10 % Issued To-Date
Inventor(s)
Inventor Name | Address | # of filed Patents | Total Citations |
---|---|---|---|
Eriguchi, Tatsumi | Nara, JP | 1 | 15 |
# of filed Patents : 1 Total Citations : 15 |
Cited Art Landscape
- No Cited Art to Display
Loading Cited Art Landscape... 

Patent Citation Ranking
- 15 Citation Count
- B26D Class
- 75.45 % this patent is cited more than
- 17 Age
Forward Cite Landscape
- No Forward Cites to Display
Loading Forward Cite Landscape... 

Maintenance Fees
Fee | Large entity fee | small entity fee | micro entity fee | due date |
---|
Fee | Large entity fee | small entity fee | micro entity fee |
---|---|---|---|
Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |
Full Text
US Patent Application No: 2012/0129,336
STRUCTURES AND METHODS FOR IMPROVING SOLDER BUMP CONNECTIONS IN SEMICONDUCTOR DEVICES
Abstract
Structures with improved solder bump connections and methods of fabricating such structures are provided herein. The structure includes a trench formed in a dielectric layer which has at least a portion thereof devoid of a fluorine boundary layer. The structure further includes a copper wire in the trench having at least a bottom portion thereof in contact with the non-fluoride boundary layer of the trench. A lead free solder bump is in electrical contact with the copper wire.
Description
Claims
Claims data not available

Legal Events
- No Legal Status data available.

Matter Detail

Country:
Application No:
Patent No:
Application Publication No:
Status:
Priority Date:
Filing Date:
Matter Type:
Local Registration No:
Docket No:
Secondary System Identifier (SSI):
Customer Application No:
Filing Type:
Request for Examination Date:
Parent Filing Date:
Complete Specification Date:
PCT Filing Date:
National Entry Date:
First Publication Date:
Allowance Date:
Grant Date:
Grant Publication Date:
Claims:
Independent Claims:
Law Firm:
Renewals Detail

Applicant:
Applicant ID:
Entity Size:
Renewal Status:
Renewal Base Date:
Renewal Trigger Date: