Dynamically reconfigurable processor

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20060242385A1
SERIAL NO

11267026

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a technology of generating an instruction set architecture (hereinafter, referred to as `ISA`) and a series of logic circuit configuration information of a processor for executing an application program from an application program described in a high-level language. The present invention also relates to a custom LSI development platform technology which can design, develop, and manufacture the application specific custom LSI in a short time by applying the generated ISA and logic circuit configuration information to a dynamic logic circuit reconfigurable processor. Furthermore, disclosed is a dynamically reconfigurable processor, which is reconfigurable using the generated logic circuit configuration information. Associated methods are also disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TOKYO ELECTRON DEVICE LIMITED1 HIGASHIKATA-CHO TSUZUKI-KU YOKOHAMA-SHI KANAGAWA 224-0045

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gauthier, Lovic Fukuoka-shi, JP 1 20
Hasebe, Tetsuya Tokyo, JP 24 438
Kikuchi, Shuichi Kanagawa, JP 162 1255
Matsuo, Takuma Fukuoka-shi, JP 10 27
Murakami, Kazuaki Fukuoka, JP 4 102
Shuto, Makoto Fukuoka-shi, JP 2 21

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation