Wafer polishing template for polishing semiconductor wafers in a wax free polishing process

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20060211349A1
SERIAL NO

11083408

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A template for polishing semiconductor wafers is provided. In the present invention, the edge profile of semiconductor wafers polished in a wax-free process is enhanced by the addition of an edge enhancement ring on the back of the polishing template. The edge enhancement ring may be formed directly as part of the template, or may be an add-on part, such as a double side stick tape or the like. By utilizing an edge enhancement ring, the edge profile of a polished wafer may be significantly improved such that an edge exclusion may be reduced or eliminated, thus providing more usable surface area of the polished wafer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SSEH AMERICA INC4111 NE 112TH AVENUE VANCOUVER WA 98682-6776

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Gaeta, Francisco Javier Vancouver, WA 1 0

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation