Thin-film transistors and processes for forming the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20060118869A1
SERIAL NO

11003171

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A TFT includes a substrate and a first semiconductor layer overlying the substrate. A portion of the first semiconductor layer is a channel region of the TFT. The TFT also includes spaced-apart first and second source/drain structures overlying the first semiconductor layer. From a plan view of the TFT, the channel region lies between the first source/drain structure and the second source/drain structure. The TFT further includes a gate dielectric layer overlying the channel region and the first and second source/drain structures, and a gate electrode overlying the first gate dielectric layer. A process for forming the TFT includes forming first and second metal-containing structures over first and second semiconductor layers. The process also includes removing the portion of the second semiconductor layer lying between the first and second source/drain structures. A gate dielectric layer and a gate electrode are formed within the spaced-apart first and second source/drain structures.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
DUPONT DISPLAYS INC6780 CORTONA DRIVE SANTA BARBARA CA 93117-3022

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Lan, Je-Hsiung Irvine, CA 95 1217
Yu, Gang Santa Barbara, CA 437 4352

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation