Expanding architecture for error correction code and method for the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050289430A1
SERIAL NO

10873218

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An expanding error correction architecture groups the output data of a data end to several parts, and each grouped output data of the data end is connected to one of a plurality of error correction circuit to be processed for a check sum. One part of the output data of the data end is arranged in a successive form, and another part of the output data of the data end is arrange in a non-successive form. The architecture of the present invention increases the error detection ability for check sums of different data sizes in the data end.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
JTEK TECHNOLOGYROOM 328 BLDG 52 NO 195 CHUNG HSING RD SEC 4 CHUNTUNG HSINCHU R O C

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Bryan Chih-Chen Hsinchu, TW 2 0
Chiang, Chen Min Hsinchu, TW 4 5

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation