Clock oscillator for reducing power consumption
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Dec 8, 2005
app pub date -
May 10, 2005
filing date -
Apr 30, 2004
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A clock generator for use in a system on chip (SoC) includes a crystal oscillating unit, whose input terminal and an output terminal is respectively coupled to one terminal and the other terminal of a quartz vibrator, for generating a first clock; a ring oscillating unit for receiving an output of the crystal oscillating unit to thereby generate a second clock; and a selecting unit for selectively operating the crystal oscillating unit and the ring oscillating unit according to a power mode of the SoC to thereby use one of the first clock and the second clock as an operational clock of the SoC.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully