Adaptive processor architecture incorporating a field programmable gate array control element having at least one embedded microprocessor core
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
May 2, 2005
filing date -
May 9, 2002
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Abstract
A multi-adaptive processor element architecture incorporating a field programmable gate array ('FPGA') control element having at least one embedded processor core and a pair of user FPGAs forming a user array is disclosed in conjunction with high volume dynamic random access memory ('DRAM') and dual-ported static random access memory ('SRAM') banks. In operation, the DRAM is 'read' using its fast sequential burst modes and the lower capacity SRAM banks are then randomly loaded allowing the user FPGAs to experience very high random access data rates from what appears to be a very large virtual SRAM. The reverse also happens when the user FPGAs are 'writing' data to the SRAM banks. These overall control functions may be managed by an on-chip DMA engine that is implemented in the control FPGA.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully