Adaptive electropolishing using thickness measurement and removal of barrier and sacrificial layers

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20050245086A1
SERIAL NO

10520493

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A metal layer formed on a semiconductor wafer is adaptively electropolished. A portion of the metal layer is electropolished, where portions of the metal layer are electropolished separately. Before electropolishing the portion, a thickness measurement of the portion of the metal layer to be electropolished is determined. The amount that the portion is to be electropolished is adjusted based on the thickness measurement. A metal layer formed on a semiconductor wafer is polished, where the metal layer is formed on a barrier layer, which is formed on a dielectric layer having a recessed area and a non-recessed area, and where the metal layer covers the recessed area and the non-recessed areas of the dielectric layer. The metal layer is polished to remove, the metal layer covering the non-recessed area. The metal layer in the recessed area is polished to a height below the non-recessed area, where the height is equal to or greater than a thickness of the barrier layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ACM RESEARCH INC46520 FREMONT BLVD SUITE 610 FREMONT CA 94538

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Afnan, Muhammed Fremont, CA 3 24
Koehler, Damon L Fremont, CA 1 7
Wang, Hui Fremont, CA 1115 8921
Yih, Peihaur Boonton, NJ 7 98
Yu, Chaw-Chi Saratoga, CA 1 7

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation