Semiconductor test device having clock recovery circuit

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7187192
APP PUB NO 20050156622A1
SERIAL NO

10512296

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A semiconductor test device for acquiring a multiplexed clock signal from LSI output data and using the clock to test the LSI. The device includes a time interpolator and registers connected in series. The time interpolator has flip-flops connected in parallel for receiving output data from an LSI under test, a delay circuit for successively inputting strobes delayed at a constant timing interval to the flip-flops and outputting time-series level data, and an encoder for receiving the time-series level data from the flip-flops and encoding it into position data indicating an edge timing. The registers successively store position data from the encoder and output them at a predetermined timing. The device further includes a digital filter for outputting the position data from the registers as a recovery clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADVANTEST CORPORATION1-6-2 MARUNOUCHI CHIYODA-KU TOKYO 100-0005

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Oshima, Hideyuki Tokyo, JP 7 99
Tsuruki, Yasutaka Tokyo, JP 7 86

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation