Tool flow process for physical design of integrated circuits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
Nov 18, 2004
app pub date -
May 15, 2003
filing date -
May 15, 2003
priority date (Note) -
Abandoned
status (Latency Note)
Importance
Loading Importance Indicators... 
Abstract
A circuit design flow process comprises using a mapped gate-level netlist to pre-place critical electrical infrastructure on an integrated circuit (IC) die to ensure repeatability, and placing the remaining electrical infrastructure on the IC die.
Loading the Abstract Image...
OK
First Claim
Family
Loading Family data...
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully