Floating gates having improved coupling ratios and fabrication method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20040197992A1
SERIAL NO

10405613

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for fabricating floating gates having improved coupling ratios. The method includes forming a tunneling dielectric layer, a conductive layer and an insulation layer sequentially on a semiconductor substrate, defining and etching the tunneling dielectric layer, the conductive layer, the insulation layer and the semiconductor substrate to form two trenches, filling the two trenches with insulation material to a level lower than the conductive layer, thereby forming shallow trench isolation structures, removing the insulation layer, and forming a pair of conductive spacers on the two sidewalls of the conductive layer, such that the tops of the conductive spacers are lower than the surface of the conductive layer, with the conductive spacers and the conductive layer form the floating gate.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
VANGUARD INTERNATIONAL SEMICONDUCTOR CORPORATION123 PARK AVE-3RD HSINCHU SCIENCE PARK HSINCHU 300-77

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Yang, Hsiao-Ying Hsinchu, TW 25 120

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation