Floating gates having improved coupling ratios and fabrication method thereof
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
N/A
Issued Date -
N/A
app pub date -
Dec 10, 2003
filing date -
Apr 3, 2003
priority date (Note) -
Abandoned
status (Latency Note)
Importance
|
US Family Size
|
Non-US Coverage
|
Abstract
A method for fabricating floating gates having improved coupling ratios. The method includes forming a tunneling dielectric layer, a conductive layer and an insulation layer sequentially on a semiconductor substrate, defining and etching the tunneling dielectric layer, the conductive layer, the insulation layer and the semiconductor substrate to form two trenches, filling the two trenches with insulation material to a level lower than the conductive layer, thereby forming shallow trench isolation structures, removing the insulation layer, and forming a pair of conductive spacers on the two sidewalls of the conductive layer, such that the tops of the conductive spacers are lower than the surface of the conductive layer, with the conductive spacers and the conductive layer form the floating gate.
First Claim
Other Claims data not available
Family
| Country | kind | publication No. | Filing Date |
|---|---|---|---|
| US | A1 | US20040197992 | Apr 03, 2003 |
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
- 0 Citation Count
- H01L Class
- 0 % this patent is cited more than
- 21 Age