Wafer-level packaging of electronic devices before singulation

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 6867060
APP PUB NO 20040099917A1
SERIAL NO

10306356

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

In one embodiment, the invention provides a method comprising supporting a plurality of active electronic components on a first wafer; shaping a second wafer to define a plurality of spaces, each to accommodate one of the active electronic components when the second wafer is aligned and brought into face-to-face contact with that first wafer in a contact position; moving the second wafer into the contact position; and bonding the second wafer to the first wafer in the contact position.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
INTEL CORPORATION2200 MISSION COLLEGE BOULEVARD SANTA CLARA CA 95054

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Berry, Michele J Chandler, AZ 7 155
Greathouse, Steve Chandler, AZ 3 21

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation